

Meaning of M68000 Instructions

MNEMONIC	DESCRIPTION	OPERATION	X	N	Z	V	C
ABCD	Add decimal with extend	$(\text{Destination})_{10} + (\text{source})_{10} + x \rightarrow \text{destination}$	●	U	●	U	●
ADD	Add binary	$(\text{Destination}) + (\text{source}) \rightarrow \text{destination}$	●	●	●	●	●
ADDA	Add address	$(\text{Destination}) + (\text{source}) \rightarrow \text{destination}$	—	—	—	—	—
ADDI	Add immediate	$(\text{Destination}) + \text{immediate data} \rightarrow \text{destination}$	●	●	●	●	●
ADDQ	Add quick	$(\text{Destination}) + \text{immediate data} \rightarrow \text{destination}$	●	●	●	●	●
ADDX	Add extended	$(\text{Destination}) + (\text{source}) + x \rightarrow \text{destination}$	●	●	●	●	●
AND	AND logical	$(\text{Destination}) \wedge (\text{source}) \rightarrow \text{destination}$	—	●	●	0	0
ANDI	AND immediate	$(\text{Destination}) \wedge \text{immediate data} \rightarrow \text{destination}$	—	●	●	0	0
ASL, ASR	Arithmetic shift	$(\text{Destination}) \text{ shifted by } \langle \text{count} \rangle \rightarrow \text{destination}$	●	●	●	●	●
B _{CC}	Branch conditionally	If _{CC} then $\text{PC} + d \rightarrow \text{PC}$	—	—	—	—	—
BCHG	Test a bit and change	$\sim(\langle \text{bit number} \rangle) \text{ OF destination} \rightarrow Z$ $\sim(\langle \text{bit number} \rangle) \text{ OF destination} \rightarrow$ $\langle \text{bit number} \rangle \text{ OF destination}$	—	—	●	—	—
BCLR	Test a bit and clear	$\sim(\langle \text{bit number} \rangle) \text{ OF destination} \rightarrow Z$ $0 \rightarrow \langle \text{bit number} \rangle \text{ OF destination}$	—	—	●	—	—
BRA	Branch always	$\text{PC} + \text{displacement} \rightarrow \text{PC}$	—	—	—	—	—
BSET	Test a bit and set	$\sim(\langle \text{bit number} \rangle) \text{ OF destination} \rightarrow Z$ $1 \rightarrow \langle \text{bit number} \rangle \text{ OF destination}$	—	—	●	—	—
BSR	Branch to subroutine	$\text{PC} \rightarrow -(\text{SP}), \text{PC} + d \rightarrow \text{PC}$	—	—	—	—	—
BTST	Test a bit	$\sim(\langle \text{bit number} \rangle) \text{ OF destination} \rightarrow Z$	—	—	●	—	—
CHK	Check register against bounds	If $D_n \langle 0 \text{ or } D_n \rangle (\langle \text{ea} \rangle)$ then TRAP	—	●	U	U	U
CLR	Clear an operand	$0 \rightarrow \text{Destination}$	—	0	1	0	0
CMP	Compare	$(\text{Destination}) - (\text{source})$	—	●	●	●	●
CMPA	Compare address	$(\text{Destination}) - (\text{source})$	—	●	●	●	●
CMPI	Compare immediate	$(\text{Destination}) - \text{immediate data}$	—	●	●	●	●
CMPM	Compare memory	$(\text{Destination}) - (\text{source})$	—	●	●	●	●
DB _{CC}	Test condition, decrement, and branch	If $\sim \text{CC}$ then $D_n - 1 \rightarrow D_n$; if $D_n \neq -1$ then $\text{PC} + d \rightarrow \text{PC}$	—	—	—	—	—
DIVS	Signed divide	$(\text{Destination}) / (\text{source}) \rightarrow \text{destination}$	—	●	●	●	0
DIVU	Unsigned divide	$(\text{Destination}) / (\text{source}) \rightarrow \text{destination}$	—	●	●	●	0
EOR	Exclusive OR logical	$(\text{Destination}) \oplus (\text{source}) \rightarrow \text{destination}$	—	●	●	0	0
EORI	Exclusive OR immediate	$(\text{Destination}) \oplus \text{immediate data} \rightarrow \text{destination}$	—	●	●	0	0
EXG	Exchange register	$R_x \longleftrightarrow R_y$	—	—	—	—	—
EXT	Sign extend	$(\text{Destination}) \text{ sign-extended} \rightarrow \text{destination}$	—	●	●	0	0
JMP	Jump	$\text{Destination} \rightarrow \text{PC}$	—	—	—	—	—
JSR	Jump to subroutine	$\text{PC} \rightarrow -(\text{SP}); \text{destination} \rightarrow \text{PC}$	—	—	—	—	—
LEA	Load effective address	$\text{Destination} \rightarrow A_n$	—	—	—	—	—
LINK	Link and allocate	$A_n \rightarrow -(\text{SP}); \text{SP} \rightarrow A_n; \text{SP} + \text{displacement} \rightarrow \text{SP}$	—	—	—	—	—
LSL, LSR	Logical shift	$(\text{Destination}) \text{ shifted by } \langle \text{count} \rangle \rightarrow \text{destination}$	●	●	●	0	●
MOVE	Move data from source to destination	$(\text{Source}) \rightarrow \text{destination}$	—	●	●	0	0
MOVE to CCR	Move to condition code	$(\text{Source}) \rightarrow \text{CCR}$	●	●	●	●	●
MOVE to SR	Move to the status register	$(\text{Source}) \rightarrow \text{SR}$	●	●	●	●	●
MOVE from SR	Move from the status register	$\text{SR} \rightarrow \text{destination}$	—	—	—	—	—
MOVE USP	Move user stack pointer	$\text{USP} \rightarrow A_n \text{ or } A_n \rightarrow \text{USP}$	—	—	—	—	—
MOVEA	Move address	$(\text{Source}) \rightarrow \text{destination}$	—	—	—	—	—
MOVEM	Move multiple registers	Registers $\rightarrow \text{destination}$ $(\text{Source}) \rightarrow \text{registers}$	—	—	—	—	—
MOVEP	Move peripheral data	$(\text{Source}) \rightarrow \text{destination}$	—	—	—	—	—
MOVEQ	Move quick	Immediate data $\rightarrow \text{destination}$	—	●	●	0	0
MULS	Signed multiply	$(\text{Destination}) \times (\text{source}) \rightarrow \text{destination}$	—	●	●	0	0
MULU	Unsigned multiply	$(\text{Destination}) \times (\text{source}) \rightarrow \text{destination}$	—	●	●	0	0
NBCD	Negate decimal with extend	$0 - (\text{Destination})_{10} - x \rightarrow \text{destination}$	●	U	●	U	●
NEG	Negate	$0 - (\text{Destination}) \rightarrow \text{destination}$	●	●	●	●	●
NEGX	Negate with extend	$0 - (\text{Destination}) - x \rightarrow \text{destination}$	●	●	●	●	●
NOP	No operation	—	—	—	—	—	—
NOT	Logical complement	$\sim(\text{Destination}) \rightarrow \text{destination}$	—	●	●	0	0
OR	Inclusive OR logical	$(\text{Destination}) \vee (\text{source}) \rightarrow \text{destination}$	—	●	●	0	0
ORI	Inclusive OR immediate	$(\text{Destination}) \vee \text{immediate data} \rightarrow \text{destination}$	—	●	●	0	0

MNEMONIC	DESCRIPTION	OPERATION	OPERATION				
			X	N	Z	V	C
PEA	Push effective address	Destination $\rightarrow - (SP)$	—	—	—	—	—
RESET	Reset external devices	—	—	—	—	—	
ROL, ROR	Rotate (without extend)	(Destination) rotated by $\langle count \rangle \rightarrow destination$	—	—	—	—	—
ROXL, ROXR	Rotate with extend	(Destination) rotated by $\langle count \rangle \rightarrow destination$	—	●	●	0	●
RTE	Return from exception	(SP) + $\rightarrow PC$	●	●	●	0	●
RTR	Return and restore condition codes	(SP) + $\rightarrow SR$; (SP) + $\rightarrow PC$	●	●	●	●	●
RTS	Return from subroutine	(SP) + $\rightarrow CC$; (SP) + $\rightarrow PC$	●	●	●	●	●
SBCD	Subtract decimal with extend	(SP) + $\rightarrow PC$	—	—	—	—	—
S _{cc}	Set according to condition	(Destination) ₁₀ - (source) ₁₀ - x $\rightarrow destination$	●	U	●	U	●
STOP	Load status register and stop	If CC then 1's $\rightarrow destination$ else 0's $\rightarrow destination$	—	—	—	—	—
SUB	Subtract binary	Immediate data $\rightarrow SR$; STOP	●	●	●	●	●
SUBA	Subtract address	(Destination) - (source) $\rightarrow destination$	●	●	●	●	●
SUBI	Subtract immediate	(Destination) - (source) $\rightarrow destination$	—	—	—	—	—
SUBQ	Subtract quick	(Destination) - immediate data $\rightarrow destination$	●	●	●	●	●
SUBX	Subtract with extend	(Destination) - immediate data $\rightarrow destination$	●	●	●	●	●
SWAP	Swap register halves	(Destination) - (source) - x $\rightarrow destination$	●	●	●	●	●
TAS	Test and set an operand	Register (31:16) \longleftrightarrow register (15:0)	—	●	●	0	0
TRAP	Trap	(Destination) tested $\rightarrow CC$; 1 $\rightarrow [7]$ OF destination	—	●	●	0	0
TRAPV	Trap on overflow	PC $\rightarrow - (SSP)$; SR $\rightarrow - (SSP)$; (vector) $\rightarrow PC$	—	—	—	—	—
TST	Test an operand	If V then TRAP	—	—	—	—	—
UNLK	Unlink	(Destination) tested $\rightarrow CC$	—	●	●	0	0
		An $\rightarrow SP$; (SP) + $\rightarrow An$	—	—	—	—	—

⊕ Logical exclusive OR ● Affected
 ∧ Logical AND — Unaffected
 ∨ Logical OR 0 Cleared
 ~ Logical complement 1 Set
 U Undefined