


SPARC Architecture

SPARC = Scalable Processor ARChitecture.
Developed by Sun Microsystems

Based on the RISC II microprocessor
developed at Berkeley.

- Logically, the SPARC consists of 3 units:

The SPARC CPU:



- The integer unit (IU) is in control of the other processors.

~~The IU will execute integer instructions.~~

The IU will fetch instructions.

If instruction is an integer instruction, the IU will execute it.

If it is a floating point instruction, the IU will send it to the FPU.

Same with the coprocessor instruction.

• Coprocessor :

The SPARC chip set only include the IU & the FPU.
 But it allows the user to add one more coprocessor.
~~So far, there are no addit coprocessor~~


Coprocessor performs a dedicated task very fast.

FPU is an example of a coprocessor
 ("Math co-processor").

So SPARC allows in addition to the FPU, another
 coprocessor.


• The IU :

Schematically :



The SPARC IU

- Logically, the SPARC IU has 32 registers: organized into 4 sets of 8 registers:




- Physically, the SPARC IU has 138 general purpose registers, divided into:

8 global registers.
128 window registers.

$sp \equiv \phi$
always

- The window registers are organized into 8 sets of overlapping register windows, numbered from 0 - 7.
- ~~Which~~ Each window contains 8 input, 8 local & 8 output registers.
- Which set of registers are visible depends on the value in CWP (current window pointer).

Window Register Organization:



- "Output" registers in window 7 overlap with "input" registers in window 6.

That means:

the same register is referred to when

$CWP = 7$ and we refer to register $0x$
and $CWP = 6$ and we refer to register ix

$$x = 0, 1, 2, \dots, 7.$$

- Same is true in window 6 & window 5:
output reg's in window 6 are the same registers as the input reg's in window 5.

So: the same register is referred to when:


$CWP = 6$ & we refer to reg. $0x$
and $CWP = 5$ & we refer to reg. ix

$$x = 0, 1, 2, \dots, 7.$$

- Local registers do not overlap.

- So local registers are private, ~~cannot be~~ they can only be accessed if CWP is set correctly.

- ~~Finally~~, The window registers are organized in a circular manner:



Demo:
SPARE-WINDOWS

- We will discuss the usage later when we discuss subroutines.


- The global registers are always accessible, regardless the value of CWP.
- Register %g0 is special: it is hardwired to the constant 0.

When %g0 is read, it returns the value 0.
When %g0 is written to, the effect is nil.

SPARC instruction set

- All SPARC instructions are 4 bytes (32 bits, 1 word) long and must start on a word boundary.
 - word boundary = address that is divisible by 4.
- SPARC main address 2^{32} bytes.
- Q: how many bits do you really need to specify the location of an instruction?
 - 30 (!!!) because the last 2 digits must be 00.
- Arithmetic & logic instructions has 3 operands:
 - source 1 operand
 - source 2 operand
 - destination operand.
- SPARC is a Reduced Instruction Set Computer (RISC)
- A characteristic of RISC processors is very simple instruction encoding, very simple addressing modes.

- 4 instruction formats are used in SPARC:



- Type 1 format are used to encode arithm & logic operations, as well as load & store instructions.


- Load & store instructions move data between the SPARC CPU & the memory.

ALL OTHER instructions operate on data in registers and DO NOT access memory.

- Format 1a ~~is~~ is used to encode instructions with 2 source operands in registers and a destination operand in register.


(5 bits encodes $2^5 = 32$ registers — 8 global
8 input
8 local
8 output
32 registers.)

- Format 1b is used to encode instructions with 1 source operand in a register, 1 source operand as immediate constant and dest. operand in register.




encodes: ADD %gϕ, %g1, %g2

↑ ↑ ↑
 source1 source2 destination.




encodes: ADD %gϕ, 4, %g2

Format 2, 3, & 4 are used to encode special instructions:




↑ type
 ↑ type
SETHI - instruction.



↑ type
 ↑ type
 010 - Branch on Integer Unit cond. code.
 110 - " " FP " " "
 111 - " " Coproc. " " "

Branch instructions.



↑
call instruction.

Alignment :

- SPARC can operate on data of size :

byte

half words (2 bytes)

word (4 bytes) - word is 4 bytes
in SPARC

double words (8 bytes).

- LD & ST operation that reads & write to memory access the data and the data must be "aligned".

Rules:

- Byte size data can be stored at any addr.
- half word size data must start at an addr. divisible by 2.
- word size data must start at an addr. divisible by 4.
- double words size data start at addr. divisible by 8.

NB: instruction starts at addr. div. by 4.

Assembler directives

.section "text"

~~• seg "text"~~

Start program instructions.

~~• seg "data"~~

.section "data"

Start variable declarations.

old
use .section

Note: • seg "text" & • seg "data" are used to tell the assembler what comes next.

• align n = n can be 1, 2, 4 or 8.

tells the assembler to skip to next address that is divisible by n.

eg. since all instructions must start at word addr. location, you should

- seg "text"
- align 4
- ... instruction.

eg. Word data ^{like integer variable} must start at word addr. location. You should also use:

- seg "data"
- align 4
- ... int variable

Arithmetic & logic operations

- Each arithmetic & logic operations comes in 2 varieties:

- (1) one that will set the condition codes (flags NZVC)
- (2) one that will not.

- Arithmetic operations:

ADD $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$ $r3 = r1 + \left\{ \begin{array}{l} \text{const} \\ r2 \end{array} \right\}$

ADDCC $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$ $r3 = r1 + \left\{ \begin{array}{l} \text{const} \\ r2 \end{array} \right\}$
↑ set condition flags (NZVC) & set flags.

SUB $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$ $r3 = r1 - \left\{ \begin{array}{l} \text{const} \\ r2 \end{array} \right\}$

SUBCC $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$

- multiply

umul $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$ $[Y, r3] = r1 * \left\{ \begin{array}{l} \text{const} \\ r2 \end{array} \right\}$
unsigned


umulcc $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$

smul $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$ $[Y, r3] = r1 * \left\{ \begin{array}{l} \text{const} \\ r2 \end{array} \right\}$
signed

smulcc $\%r1, \left\{ \begin{array}{l} \text{constant} \\ \%r2 \end{array} \right\}, \%r3$

- The result $r_1 * \begin{cases} \text{const} \\ r_2 \end{cases}$ is at most 64 bits.


It is stored away in 2 registers:



- Divide:

Udiv $\%r1, \begin{cases} \text{constant} \\ \%r2 \end{cases}, \%r3$

- unsigned division



$r3 := [Y, r1] / r2$

(quotient only).
remainder is discarded.

Udivcc $\%r1, \begin{cases} \text{constant} \\ \%r2 \end{cases}, \%r3$

Sdiv $\%r1, \begin{cases} \text{constant} \\ \%r2 \end{cases}, \%r3$

- signed division.

Sdivcc $\%r1, \begin{cases} \text{constant} \\ \%r2 \end{cases}, \%r3.$

- There is no negate instruction. Use:

SUB %rax, %r1, %r1

to negate ~~that~~ register r1.

- But assembler does recognize the mnemonic:

neg %r1

Setting up & reading Y register:

(1) wr %r1, { %r2 }, %y

effect: $y := \%r1 \text{ XOR } \left\{ \begin{array}{l} \%r2 \\ \text{constant} \end{array} \right\}$.
— sign extended to 32 bits.

(2) rd %y, %r1

effect: $r1 := y$.

Note: most of the time you don't need to use Y-reg. in multiplication because the result is 32 bits long.

Logic operations:

AND $\%r1, \{ \text{const} \}, \%r3$

$r3 = r1 \text{ AND } \{ \text{const} \}$

↑
const is sign
extended to
32 bits
before AND
is done.

ANDCC $\%r1, \{ \text{const} \}, \%r3.$

OR $\%r1, \{ \text{const} \}, \%r3$

ORCC $\%r1, \{ \text{const} \}, \%r3$

Other logic operations:

XOR exclusive or.

→
 $0 \text{ XOR } 0 = \text{not}(0) = 1$
 $1 \text{ XOR } 0 = \text{not}(1) = 0$

- SPARC has no NOT instruction:

Use: $\text{xnor } \%r1, \%r1, \%r1.$

Assembler recognizes:

not $\%r1.$