

C 5

More M68000 Instructions

(3a)

• Recall category:

✓ (1) data movement (move)

✓ (2) Arithmetic (ADD, ADDA, ADDI, ADDQ
SUB, SUBA, SUBI, SUBQ)

↓ (3) Logic

(4) Branching

(5) System / control. (Skip).

Go back and do add
skip

Adv. by dest:

move


add

sub


Data Conversion

- Data registers can hold 3 types of operands:

byte



word:




long word:



- Operation will operate on operands of same type.


e.g.:


add.b d0, d1



result put back
into last 8 bytes
at D1.

- What if d0 and d1 contains operands of diff. sizes?

Say: D₈:  random bits.

D₁: 

* Instruction EXT[s] D_n sign extend register D_n.

s can be w or l

EXT.w D_n : extend byte representation into word repr.

EXT.l D_n : extend word repr. to long word repr.

, Repr: 3 = 00000011 byte repr.
= 00000000 00000011 word repr.
= 00000000 00000000 00000000 00000011 long word repr.

-3 = ~~11111101~~
= 11111101 byte repr.
= 11111111 11111101 word repr.
= 1111111111...1101 long word repr.

Example:

char a;
short b;

a: ds.b 1

b: ds.w 1

b = a;

move.b a, D \emptyset

ext.w D \emptyset

move.w D \emptyset , b.

a = b;

wrong: ~~move.~~ move.b b, a !!

right: move.w b, ds
move.b d \emptyset , a

dw: ~~char a; b;~~
~~short c~~

b = b + a;

!!

a = b + a;

- Multiply

- M68000 can handle numbers.

(signed = 2's comp
~~base register~~)

- M68000 has 2 multiply instructions:

MULS <sea>, Dn

multiply signed numbers

MULU <sea>, Dn

multiply unsigned numbers.

- Effect:


$$<\text{sea}>.\text{W} * \text{Dn.W} \rightarrow \text{Dn.L}$$


↑
word operand
at source
~~base~~
(16 bits)

↑
word operand
in Dn
(16 bits)


↑
write result
as long
operand.
(32 bits)

Example :

suppose: $D\phi =$ 

$D1 =$ 

MULS $D\phi, D1$ results in:

$D1 =$ 

Because : $D\phi: [1111.1111] [1111.1110]$ is -2 in 2's compl.

$D1: [0000.0000] [0000.0010]$ is $+2$ in 2's compl.

product is -4

and the above pattern represents the value -4 in 32 bit 2's compl. notation.

On the other hand:

MULU D0, D1 will result:

$$D1 = \boxed{0000.0000} \boxed{0000.0001} \boxed{1111.1111} \boxed{1111.1100}$$

Because D0 $\boxed{1111.1111} \boxed{1111.1110}$ unsigned =

$$2^{15} + 2^{14} + \dots + 2^2 + 2^1 = \\ 65534.$$

$$D1 \boxed{0000.0000} \boxed{0000.0010} \text{ unsigned} = 2.$$

$$\text{product} = 131068$$

This value (unsigned) is represented by pattern in D1 above.

- * You don't have to worry about the representation just the effect:

So: $D1 = \boxed{1111.1111 \mid 1111.1110}$ = " -2 " " 65584 "

$D1 = \boxed{0000.0000 \mid 0000.0010}$ = " +2 " " 2 "

$D0 \text{ or } D1$ = " -4 " " 131068 "

in 32 bits in 32 bits

2's comp! ~~2's comp!~~

unsigned. unsigned.

Division - Integer division.

- There are 2 divide instructions : signed & unsigned.
- Syntax:


DIVU <sea>, Dn

unsigned division

DIVS <sea>, Dn

signed division.

Effect : $Dn.L \div <sea>.W \rightarrow$



Dividend is 32 bits in destination Dn

Divisor is 16 bit in source

The quotient is stored in lower 16 bits
in Dn

The remainder is stored in upper 16 bits
in Dn.

Example:

Suppose $D \neq$ $\boxed{0000.0000 | 0000.0000 | 0000.0000 | 0000.1001}$ "9"

Then: DIVS #2, D \neq (Quotient = 4
remainder = 1).

results in:

$$D \neq \boxed{\underbrace{0000.0000}_{\text{"1"}}, \underbrace{0000.0001}_{\text{"4"}}, \underbrace{0000.0000}_{\text{"1"}}, \underbrace{0000.0100}_{\text{"4"}}}$$

How do I get hold of the remainder?

How do I use the divide instruction?

Example:

A: dc.l 9

Q: ds.w 1

R: ds.w 1

We want to assign:

$$Q = A / 2 \quad (\text{quotient})$$
$$R = A \% 2 \quad (\text{remainder}).$$

Assembler code:

move.l A, D0

DIVS #2, D0

move.w D0, Q

SWAP D0


move.w D0, R

only if remainder
is in lower 16
bits of D0!

Swap:

Syntax: SWAP Dn

effect: swap the MSW & LSW of reg Dn.
most significant word.



Subtleties in Division :

Suppose :

word!

A : ds.w 9

Q : ds.w 1 $\leftarrow Q = A / 2$

R : ds.w 1. $\leftarrow R = A \% 2.$

The assembler program:

MVE.W A, D ϕ

DIVS #2, D ϕ

MVE.W D ϕ , Q


SWAP D ϕ

MVE.W D ϕ , R

will not work.

Reason:

D ϕ :



Division takes 32 bits in D₀ & divides it.
So before you divide, you must have 32 "good" bits.

mve.w A,D₀

will put the value 9 in 16 bit representation


You must make the representation into 32 bits.
before you can divide::

For this purpose, M68000 has the sign extend operation:


Syntax :

EXT.S D_n S = W or L.

EXT.W D_n extends a byte operand or D_n
to a word operand (value remains
the same)



EXT.L Dn extends a word operand in Dn
to a long word operand



So, ~~then~~ the correct program is:

move.w A,D $\ddot{\sigma}$
EXT.L D $\ddot{\sigma}$

DIVS #2, D $\ddot{\sigma}$
move.w D $\ddot{\sigma}$, Q
SWAP D $\ddot{\sigma}$
move.w D $\ddot{\sigma}$, R

What if:

A: dc.b 9

Q: ds.w 1

R: ds.w 1.

The division now gives:

move.b A, D \emptyset

ext.w D \emptyset

ext.L D \emptyset

DNS #2, D \emptyset

move.w D \emptyset , Q


SWAP D \emptyset

move.w D \emptyset , R.

long A

uses long A

uses word A



Negate:

Syntax: NEG [.S] <ea>

Used only on signed numbers: negates the z's compl. number at destination <ea>.

Eg: NEG.L D1\$

negates the 32 bit z's compl. number in D1\$.

Logic operations

(1) AND: Computes bitwise and operation.

Syntax : AND.S <source>, D_n
AND.S D_n, <dest>

Effect : <dest> := <source> AND <dest>

eg : AND.L D₈, D₁.

(2) OR: Computes bitwise OR operation.

Syntax : OR.S <source>, D_n.
OR.S D_n, <dest>.

Effect : <dest> := <source> OR <dest>

eg : OR.B D₀, D₁

(3) EOR : Computes bitwise exclusive OR.

Syntax : EOR.S <source>, D_n.
EOR.S D_n, <dest>

Effect : <dest> := <source> \oplus <dest>

eg : EOR.L D₈, D₁

→ Before we do branch & other instr., take a look at addr. modes !!.

(4) NOT : Computes bitweise complement ($0 \rightarrow 1, 1 \rightarrow 0$)

Syntax: NOT.s <dest>

effect: <dest> := NOT <dest>

eg: NOT.B DQ.

~~S/SHFTZ & ROTATE~~

skip shift & rotate!
NOT likely to be used anyway!


Shift & Rotate

- Shift & Rotate instructions move the bit pattern in a register left or right.


Arithmetic shift:

- ASL = arithmetic shift to left ($\text{size} = B, W, L$)
 ASR = arithmetic shift to right. ($\text{size} = B, W, L$).

ASL:



ASR:



Syntax:

ASL Dx, Dy

ASR Dx, Dy

↑ ↑
 Count operand
 shift .

or:

ASL #n, Dy

ASR #n, Dy


↑ ↑
 count. operand

Logical shift:

LSL = logical shift to left

LSR = logical shift to right.

LSL:



same as ASL.

LSR:



Note: C has shift operators:

<< = logical shift to left

>> = logical shift to right.

e.g.:

$$2 << 1 = 4 !!!$$

$$2 = 00000010$$

$$\text{shift result: } 00000000 = 4 !$$


Rotate :

ROL = rotate left


ROR = Rotate right.

bit rotated out
put back in.

ROL :



ROR :



eg:

$$DX = \boxed{1} \quad \boxed{1010|1111|0000|0101}$$

ROL #2, DX

$$DX = \boxed{1011.1100.0000.0110}$$