


More M68000 Instructions


(3a)

Recall category:

- ✓ (1) data movement (move)
- ✓ (2) Arithmetic (ADD, ADDA, ADDI, ADDQ, SUB, SUBA, SUBI, SUBQ)




Go back and do add
sub



Data Conversion

- Data registers can hold 3 types of operands:

byte 


word: 

long word: 

- Operation will operate on operands of same type.


eg:

add.b d0, d1



result put back
into last 8 bits
of D1.

- What if d0 and d1 contains operands of diff. sizes?



* Instruction $\text{EXT}[S] D_n$ sign extend register D_n .

S can be w or l

$\text{EXT}.w D_n$: extend byte representation into word repr.

$\text{EXT}.l D_n$: extend word repr. to long word repr.

Repr: $3 = 00000011$ byte repr.
 $= 0000000000000011$ word repr.
 $= 00000000000000000011$ long word repr.

$-3 =$ ~~11111101~~ byte repr.
 $= 11111101$ byte repr.
 $= 1111111111111101$ word repr.
 $= 11111111111111111101$ long word repr.

Example:

char a;
~~short~~ b;

a: ds.b |
b: ds.w |

b = a;

movl b, a, DØ
ext.w DØ
movl DØ, b.

a = b;

wrong:

~~movl~~ movl b, a !!!

right:

movl b, dØ
movl dØ, a

do: ~~char a, b;~~
~~short c~~

b = b + a;

a = b + a;

• Multiply

Proj 1: ~~access~~ address mode.

- M68000 can handle numbers.


(signed = 2's comp
~~unassigned~~)

- M68000 has 2 multiply instructions:

MULS <sea>, Dn multiply signed numbers

MULU <sea>, Dn multiply unsigned numbers.

- Effect:



Example:

suppose: $D_0 =$

	1111.1111	1111.1110
--	-----------	-----------

$D_1 =$

	0000.0000	0000.0010
--	-----------	-----------

MULS D_0, D_1 results in:

$D_2 =$

1111.1111	1111.1111	1111.1111	1111.1100
-----------	-----------	-----------	-----------

Because: $D_0 =$

1111.1111	1111.1110
-----------	-----------

 is -2 in 2's compl.

$D_1 =$

0000.0000	0000.0010
-----------	-----------

 is $+2$ in 2's compl.

product is -4

and the above pattern represents the value -4 in 32 bit 2's compl. notation.

On the other hand:

MULU D_0, D_1 will result:

$$D_1 = \boxed{0000.0000 \mid 0000.0001 \mid 1111.1111 \mid 1111.1100}$$

Because $D_0 \boxed{1111.1111 \mid 1111.1110}$ unsigned =

$$2^{15} + 2^{14} + \dots + 2^2 + 2^1 = 65534.$$

$D_1 \boxed{0000.0000 \mid 0000.0010}$ unsigned = 2.

$$\text{product} = 131068$$

This value (unsigned) is represented by pattern n D_1 above.

- You don't have to worry about the representation just the effect:

Sv: $D0 = \boxed{1111.1111 \mid 1111.1110}$ = signed "-2" unsigned "65534"

$D1 = \boxed{0000.0000 \mid 0000.0010}$ = "+2"

$D0 \oplus D1 = \boxed{1111.1111 \mid 1111.1100}$ = "-4" in 32 bits 2's comp! unsigned "131068" in 32 bits ~~2's comp~~ unsigned.

Division - Integer division.

- There are 2 divide instructions: signed & unsigned.
- Syntax:

DIVU <sea>, Dn unsigned division
DIVS <sea>, Dn signed division.

Effect: $Dn.L \div \langle sea \rangle.W \rightarrow$

Dn	
remainder	quotient

← 16 bit← 16 bit

Divident is 32 bits in Destination Dn
Divisor is 16 bit in source

The quotient is stored in lower 16 bits
in Dn

The remainder is stored in upper 16 bits
in Dn.

Example:

Suppose $D\phi = \boxed{0000.0000 \mid 0000.0000 \mid 0000.0000 \mid 0000.1001} \text{ "q"}$

Then: DIVS #2, $D\phi$ (Quotient = 4
remainder = 1).

results in:

$D\phi = \boxed{0000.0000 \mid 0000.0001 \mid 0000.0000 \mid 0000.0100}$
"1" "4"

How do I get hold of the remainder?

How do I use the divide instruction?

Example:

A: dc.l 9

Q: ds.w 1

R: ds.w 1

We want to assign:

$$Q = A / 2 \quad (\text{quotient})$$
$$R = A \% 2 \quad (\text{remainder}).$$

Assembler code:

move.l A, D0

DIVS #2, D0

move.w D0, Q

SWAP D0


move.w D0, R

only if remainder
is in lower 16
bits of D0!

SWAP:

syntax: SWAP Dn

effect: swap the MSW & LSW of reg Dn.
most significant word.



Subtrees in Division:

suppose:

word!

A: ds.w 9

Q: ds.w 1 ← $Q = A/2$

R: ds.w 1 ← $R = A \% 2$

The assembler program:

MVW A, D0

DIVS #2, D0

mvw D0, Q


swp D0

mvw D0, R

will not work.

Reason:

D0:



Division takes 32 bits in $D\phi$ & divides it.
So before you divide, you must have 32 "good"
bits.

$mwe.w \ A, D\phi$

will put the value 9 in 16 bit representation


You must make the representation into 32 bits.
before you can divide.:

For this purpose, ~~MADDU~~ has the sign extend
operation:


Syntax:

$\overline{EXT}.s \ Dn \quad s = W \text{ or } L.$

$EXT.w \ Dn$ extends a byte operand $n \ Dn$
to a word operand (value remains
the same)



EXT.L Dn extends a word operand in Dn to a long word operand



So, ~~you~~ the correct program is:

move.w A, D0

EXT.L D0

DIVS #2, D0

move.w D0, Q

SWAP D0

move.w D0, R

What is:

A: dc.b 9

Q: ds.w 1

R: ds.w 1.

The division now gives:

move.b A, D0

ext.w D0


ext.L D0

Divs #2, D0

move.w D0, Q

swab D0

move.w D0, R.



Negate :

Syntax: `NEG [s] <ea>`

Used only on signed numbers: negates the 2's compl. number at destination <ea>.

eg: `NEG.L D1`

negates the 32 bit 2's compl. number in D1.

Logic operations

(1) AND: computes bitwise AND operation.

Syntax: $AND.s \langle source \rangle, Dn$
 $AND.s Dn, \langle dest \rangle$

Effect: $\langle dest \rangle := \langle source \rangle \text{ AND } \langle dest \rangle$

eg: $AND.L \text{ } D0, D1$

(2) OR: computes bitwise OR operation.

Syntax: $OR.s \langle source \rangle, Dn$
 $OR.s Dn, \langle dest \rangle$

Effect: $\langle dest \rangle := \langle source \rangle \text{ OR } \langle dest \rangle$

eg: $OR.B \text{ } D0, D1$

(3) EOR: computes bitwise exclusive OR.

Syntax: $EOR.s \langle source \rangle, Dn$
 $EOR.s Dn, \langle dest \rangle$

Effect: $\langle dest \rangle := \langle source \rangle \oplus \langle dest \rangle$

eg: $EOR.L \text{ } D0, D1$

→ Before we do branch & other instr., take a look at addr. modes !!

(4) NOT : Computes bitwise complement ($0 \rightarrow 1, 1 \rightarrow 0$)

Syntax: NOT.S <dest>

effect: <dest> := NOT <dest>

eg: NOT.B D0.

~~SHIFT & ROTATE~~

Skip shift & rotate!
NOT likely to be used anyway!

Shift & Rotate


- Shift & rotate instructions move the bit pattern in a register left or right.

Arithmetic shift :


ASL = arithmetic shift to left (size = B, W, L)

ASR = arithmetic shift to right. (size = B, W, L).

ASL:



ASR:



Syntax:

ASL Dx, Dy

ASR Dx, Dy

↑ ↑
Count operand
shift.

or:

ASL #n, Dy

ASR #n, Dy

↑ ↑
Count. operand


Logical shift :

LSL = Logical shift to left

LSR = Logical shift to right.



same as ASL.



Note : C has shift operators :

\ll = logical shift to left

\gg = logical shift to right.

eg: $2 \ll 1 = 4 !!!$

$2 = 000010$

shift result: $0000100 = 4!$


Rotate :

ROL = rotate left

ROR = rotate right.


bit rotated out
put back in.

ROL :



↑
last bit
rotated out
is in carry.

ROR :



eg:



ROL #2, $D\phi$

