

M68000 Assembly Programming :

more
with
wrote } instruction.



3

- Format of assembler instruction (mnemonic).

<label> <op code> <operands> <comment>

- Label:

(1) Start with letter, followed by letters and/or digits.

(Some assemblers allows special symbols in label, eg -).

(2) Most assemblers restrict # chars in label to 8.

(3) Can be defined in 2 ways:

(a) Start at column 1 followed by space.

(b) Start in any column, terminate by colon (:) .

- Opcode : cannot begin at column 1 because it will be considered as label.

- Operands :

(1) Separate opcode and operands by at least one blank space.

(2) When 2 operands present, separate them with comma (no space).

Some assemblers do not allow blank space between operands. (ours don't!!!)

- Comment :

(1) Separate comment from operands with at least one space.

(2) Some assemblers requires special character to start a comment - usually ~~j-n~~ as ~~as~~

(3) Illegal: <label> <comment>.

- first word of comment is taken as opcode.

(4) If column 1 contains "*", the entire line is treated as comment.

Instruction encoding in M68000

Step first

- The M68000 uses multi length instruction encoding i.e., different instructions are encoded by different number of words.

The encoding format is always the same as is as follows:

- (1) The first word (16 bits) in the instruction is the opcode word.

The opcode word specifies :

- (1) the operation
- (2) size of the operands.

- (3) location of the ~~operands~~ ^{source & destination} operands.


The location specified is not complete.
~~in some cases~~, in which case the extension words are needed to complete the specification.

- (2) ~~Extend~~ One or more extension words may follow the opcode word to complete the address of the source & destination operands.

- Note: extension words are used for example in instructions that has an operand in memory.

To identify the operand in memory, the address of the memory location containing the operand is specified. This requires 32 bits.


The address of the operand will be placed in 2 words immediately following the opcode word of the instruction.



Example encoding:


The move instruction in M6000 is used to transfer data from one place to another.

Format (encoding):



indicates that instruction is MN6.

Remaining fields:



00 = byte


11 = word

10 = long word

mode = indicates addressing mode (later)

reg = identifies register if mode is a register mode.


Example:



MOVE.B D0, D1. \rightarrow 1200 Hex.

| | | | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|----|---|---|---|---|---|---|---|---|
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|---|---|---|---|---|----|---|---|---|---|---|---|---|---|

1 2 Ø Ø



MOVE.L D0, A1

| | | | | | | | | | | | | | | | |
|---|---|----|---|---|----|---|---|----|---|---|---|---|---|---|---|
| 0 | 0 | 10 | 0 | 0 | 10 | 0 | 1 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|----|---|---|----|---|---|----|---|---|---|---|---|---|---|

2 2 4 0 Hex.

Example:

mode = 000 indicates "Data register mode".

| | |
|----------------|----|
| Then reg = 000 | D0 |
| 001 | D1 |
| 010 | D2 |
| 011 | D3 |
| 010 | D4 |
| 101 | D5 |
| 110 | D6 |
| 111 | D7 |

mode = 001 indicate "Address register mode"

Then: reg = 000 = A0
001 = A1


etc.

mode = 111

indicates "memory"

reg = 001

indicates long address



interpret code


intr-asml.s

Example :

move.b #4, D1

move the byte size
operand 4 into D1.

Encoding:



meaning: ~~operand~~ ~~data~~

~~follows instruction!~~

~~Stored in extension words.~~

next word of the instruction
contains the data:

[0|0|0|0|0|0|0|0|0|0|0|1|0|0]


"4" in binary (2's compl).

M68000 Instruction set

- The M68000 instructions can be subdivided into 5 broad classes:
 - (1) Data movement (copy !)
 - (2) arithmetic
 - (3) logic
 - (4) branch & jump (includes subroutine call) and compare
 - (5) control - system functions (not covered in this course)
- Instructions can have 0, 1 or 2 operands.


All M68000 dual operand instructions are written in the form :

[label:] <operation> <source>, <destination>



- Some operations that require 2 source operands (eg. ADD, SUB.. etc), will use the <destination> as the second source operand.

Programs in High level language



MOVE instruction — actually: COPY

- The move instruction is used to copy data from source to destination.

Syntax:

MOVE[.s] <source>, <destination>

- One can specify the amount of data to be copied by the size of the operation:

MOVE.B

will copy 8 bits. (byte size operand)

MOVE.W

will copy 16 bits (word size...)

MOVE.L

will copy 32 bits. (long word size)

Eg. MOVE.B D0, D1 copies lower 8 bits of D0
into D1.

Eg

D0 | 0 0 0 0 0 0 0 | 0 - - 0 | 0 - - 0 | 0 - - 0 |

D1 | 1 - - 1 | 1 - - 1 | 1 - - 1 | 1 - - 1 |

MOVE.B D0, D1

⇒ | 1 - - 1 | 1 - - 1 | 1 - - 1 | 0 - - 0 |

D0 → {

MOVE.W D0, D1
MOVE.L D0, D1.

- The condition flags (N, Z, V, C) are set according to the result of the move.
- MOVE can be used with:
 - any source ($D_n, A_n, \text{memory etc.}$)
 - any destination, EXCEPT address registers.

The move to addr. registers is special because it does NOT affect cond. flags

(Recall: operations affecting addr. reg's do not change N, Z, V, C flags).

- To distinguish this special case, M68000 has another move instruction:

`movea[s] <source>, An`

Fool the
CPU to claim
it handles!
Handover!

Note: $s = \text{word or long only, not byte (error!)}$

→ if destination of Move is an ADDR reg,
you need to write move instruction as:

`movea (mark register realise that
this instruction does not
update N, Z, V, C flags)`

- "Quick" operations:

Story: frequently, programs use initialization statements like this: $i = \phi$ $i++$
 $j = 1$ $j--$
M68000 tries to optimize things. \uparrow small constant.

M68000 has several "quick" instructions:

move-quick, add-quick, subtract-quick.
 Syntax: moveq #<constant>, Dn

- Compare:

Machine code:

move.l #4, d ϕ

203C

0000

0004

moveq #4, d ϕ

7004


intro-asms

\nwarrow only take long operands. - only LONG !!!

- "Quick" means: less memory access.

moveq is executed 3 times faster than move.l !!

MOVEQ encoding:



How do you tell what is allowed in source & dest?

- Ideally, you don't want to burden the assembler programmer with extra rules.

But simple fact of life is, we have to limit ~~implementation~~ flexibility to cut cost.

(any CPU)
So: M68000 ideally would allow programmer to use any source & any dest. in any assembler instruction.

But: that's not so.

For each assembler instruction, a specific set of source operands and a specific set of dest. operands are allowed.

- Don't bother to remember for all.
Just practice and learn.
- Keep a table handy for reference.

Handout
tables!!!

Table:

| Instruction | possible operands (category of operands) | | |
|-------------|--|---------|------------------------|
| | * | allowed | not allowed |
| <ea> | ↑ | allowed | no star - not allowed. |

effective address] table specifies what types of operands are allowed

Example:

MOVE <ea>, <ea>

→ all source operands are allowed

→ dest. operands cannot be:

(later).

An (address register).

d(PC) (not covered)

d(PC, R_i) (not covered)

STOP Here
 Do addr. mod =
Basic M60000 instructions FIRST !!!

addressing
 mode
 (next set
 of notes).

Instruction syntax

Data movement

CLR [.s] <ea>

$\emptyset \rightarrow$ Destination

MOVE [.s] <sea>, <dea>

Source \rightarrow destination

MOVEA [.s] <soa>, An

Source \rightarrow An.

note: s = W or L only.

MOVEQ #^{const}<data>, Dn

^{const}<data> \rightarrow Dn

note: size is always long!

note: Constant $\in [-128, 127]$

Arithmetic



ADD [.s] <ea>, Dn

Dn + Source \rightarrow Dn

ADD [.s] Dn, <ea>

Dest + Dn \rightarrow Dest



SUB [.s] <ea>, Dn

Dn - Source \rightarrow Dn

SUB [.s] Dn, <ea>

Dest - Dn \rightarrow Dest

!! ! must use "A" if addr. reg. is destination

~~ADD A [S]~~ <sea>, An

~~SUB A [S]~~ An - Source → An

~~note: (1) S = W or L only
(2) flags unchanged!~~

ADDI [S] #<const>, <dea> Dest + <const> → Dest

SUBI [S] #<const>, <dea> Dest - <const> → Dest

Quick versions of ADDI & SUBI :

ADDQ [S] #<const>, <dea> Dest + <const> → Dest
size = B, W, L !!!

SUBQ [S] #<const>, <dea>

note: <const> ∈ [1, 8].

"Quick" because less time in fetching instruction !!

Demo: quicks

- The notation:

$\langle \text{sea} \rangle$ means "effective address".

$\langle \text{sea} \rangle$ = source effective address

$\langle \text{dea} \rangle$ = destination effective address.

- Whenever you see $\langle \text{sea} \rangle$ or $\langle \text{dea} \rangle$, it means that the instruction can accept various different types of operands:

e.g.:

MOVEQ # $\langle \text{const} \rangle$, Dn

this instruction only accept ~~the~~ ^{MOVE} form:

e.g.: MOVEQ #1, D~~0~~

MOVEQ #0, D7

But:

~~MOVEQ~~

MOVEA [.S] $\langle \text{ea} \rangle$, An

↑
accepts ^{a number of} ~~any~~ effective address formats.

Which ones? → look them up!

- In order to understand how computer obtain the operands for an instruction, we have to talk about : addressing modes.

This is one of the most difficult topic in Assembler programming. (next to recursion).

- In assembler , there are ~~different~~ specific ways to tell the assembler where to get the operands.

Operands can be :

(1) constants encoded inside the instruction .

(2) data in registers .

(3) data in memory, in this case , the address is given inside the instruction .

- The data in registers are specified by the name of the register. (holding the data).
- The data in memory is specified by the location (address) in memory.