
## Instruction execution cycle

- CPU operation
  - CPU operation:




- The goal of the Instruction Execution Cycle:
  - The CPU will execute exactly *one* machine instruction in one Instruction Execution Cycle
  - So the CPU will execute the *next* machine instruction in the *second* Instruction Execution Cycle

And so on ...

#### • Steps of the Instruction Execution Cycle

• Important Facts:



• The steps in the CPU's Instruction Execution Cycle:


1. Fetch the next machine instruction into the Instruction Register of the CPU

After fetching the (machine) instruction, the Program Counter is increased to the address of the next (= following) machine instruction


- 2. Decode the machine instruction that is in the Instruction Register (that has just been fetched)
- 3. Fetch the operands used by the machine instruction (that is in the Instruction Register)
- 4. **Perform** the **operation** specified by the **machine instruction** (that is in the **Instruction Register**)

• The Instruction Execution Cycle Illustrated

• Suppose the CPU and memory currently contain the following information:



### Notice that:




• Fetch the (next) instruction from main memory from the memory location given by the program counter (PC) into the instruction register IR.


And: Increment the PC to make it point to the next instruction.

#### **Details:**


• the CPU copies the value in the PC into the MAR and sends outs a READ command on the control bus:




• in response to the read command (with address equal to 4768), the memory returns the data stored at the memory location indicated by PC (4768) on the databus:



• the CPU copies the data from the databus into its MBR



• a nano-second later, the CPU copies the data from the MBR to the Instruction Register (IR) and **increment** the **Program Counter** to the *next* instruction:




Note:

- The Program Counter (PC) is incremented and contains the address of the *next* machine instruction (in memory)
  This is done to prepare the CPU for the *next* instruction execution cycle.
- This completes the instruction fetch step...


• Decode the instruction (that has just been fetched in the IR)

- This process can be very simple or complex, depending on the instruction encoding scheme used.
- Instruction encoding using fixed length instruction formats (like SPARC, MIPS) is usually very regular and decoding will be easy.
- Variable length instruction formats usually have more complex decoding schemes.
- The decoding process allows the CPU to determine what instruction is to be performed, so that the CPU can tell how many operands it needs to fetch in order to perform the instruction.


• Fetch operands needed to execute the instruction:



Note:



• Execute the instruction




Notes:

• The operation "add R0, R1" is carried out and the result (= 78) is stored in register R1

- The execution will update the N, Z, V, C flags in the PSR according to the result of the operation.
- The instruction "add R0,R1" is complete and the content in Instruction register (IR) becomes junk (= don't care data)
- After this step, the CPU repeat the instruction execution cycle from the start.

Notice that the program counter (PC) points to the *next* machine instruction:



# **Consequently:**

• The next instruction execution cycle will fetch and execute the machine instruction that follows the previously executed one !!!

And so on.... (until you shut down the computer)...