Traditional view of the OR gate:
The OR gate can allow one signal to pass under certain condition:
When all but ONE signal is equal to 0, the (remaining) "active" signal will pass through to the output
The OR gate can allow one signal to pass under certain condition:
When all but ONE signal is equal to 0, the (remaining) "active" signal will pass through to the output
Collating-filter usage of the OR gate:
|
Suppose inputs 1, 2, 3, 4 are all 0 and input 0 is actively changing:
The output signal will be equal to the input signal 0
Suppose inputs 0, 1, 3, 4 are all 0 and input 2 is actively changing:
The output signal will
be equal to
the input signal 2
DEMO:
/home/cs355001/demo/circuits/or-collate